GDDR7 memory: The biggest shift in VRAM in a decade

Graphics memory development has hit physical limits with the GDDR6 standard. Traditional throughput boosting techniques could no longer keep up with the demands of modern GPU architectures such as NVIDIA Blackwell ( GeForce RTX 50 series) without a disproportionate increase in power consumption and error rates. The move to GDDR7 memory is not just an evolution in speed, but a fundamental change in the signaling layer that changes the design of controllers, PCBs, and how data integrity is managed. In late 2025, GDDR7 becomes the dominant high-end memory (RTX 5090, 5080), while AMD with the RDNA 4 architecture maintains a more efficient approach for now, using proven GDDR6 modules and bulk cache.

GDDR6 and GDDR6X: The last stage before the paradigm shift

GDDR6 remains the most widely deployed standard in 2025, using reliable NRZ (Non-Return-to-Zero) signaling at speeds of 16-20 Gb/s per pin. However, when processing massive data blocks and high resolutions, the low throughput of NRZ has become a bottleneck.

The solution was GDDR6X, introduced in the Ampere generation and used in the Ada series, which deployed PAM4 modulation. The latter transfers 2 bits per symbol, doubling the transfer efficiency at the same clock speed. However, the toll of this performance was low signal-to-noise ratio (SNR) and high sensitivity to PCB quality. The extreme cooling requirements and complexity of the PHY layer forced engineers to look for a more stable path for the new Blackwell generation, which is what PAM3 modulation in the GDDR7 standard has become.

GDDR7 memory – Technical background : PAM3, NRZ and the new signaling layer

GDDR7 memory introduces PAM3 (3-level Pulse Amplitude Modulation), a key evolutionary step between the simplicity of NRZ and the high density of PAM4. While NRZ transmits 1 bit per symbol and PAM4 transmits 2 bits, PAM3 transmits 1.5 bits per symbol (encodes 3 bits into two symbols). This approach achieves a higher effective throughput than NRZ while maintaining significantly better signal-to-noise ratio(SNR) and lower sensitivity to interference than PAM4. The result is more stable data transmission at extremely high frequencies without the need for prohibitively complex error correction.

GDDR7 memory also supports dynamic switching between PAM3 and NRZ modes, allowing the GPU to optimize power consumption and link integrity in real-time according to the current load.

By the end of 2025, commercially available GDDR7 modules will reach speeds in the range of 28-32 Gbps per pin. However, the controller IP design blocks are already ready to expand to 36-40 Gb/s in future revisions. Achieving these values required the deployment of advanced equalization techniques, more accurate physical layer (PHY) training, and an optimized Forward Error Correction (FEC) layer. The latter is more efficient compared to the GDDR6X solution, as PAM3 naturally generates a lower bit error rate (BER).

  • SNR (Signal-to-Noise Ratio) expresses the ratio between useful signal and noise, with higher SNR meaning cleaner data transmission and lower error rate.
  • NRZ (Non-Return-to-Zero) is a signaling method in which data is transmitted using two voltage levels, resulting in simple, stable and energy efficient transmission.
  • FEC (Forward Error Correction) is an error correction mechanism that can detect and correct errors in data transmission without the need to resend the information.

NVIDIA Blackwell implementation and RDNA 4 approach

In the Blackwell architecture, NVIDIA has chosen a strategy of synergy between the high throughput of GDDR7 memory and the massive L2 cache. The flagship RTX 5090 uses a 512-bit bus, which at 28 Gb/s delivers throughput of approximately 1.8 TB/s. The RTX 5080 uses a 256-bit interface, which tops out at 1,024 GB/s when deploying 32 Gb/s modules. This approach allows Nvidia to achieve record bandwidth while maintaining efficient PCB design and lower power consumption of the memory subsystem.

AMD continues to leverage the proven 20 Gb/s GDDR6 standard for RDNA generation 4 (e.g. Radeon RX 9070 XT). With 256-bit bus interfaces, it achieves a throughput of 640 GB/s. AMD’s focus in 2025 is not on raw external bandwidth growth, but on horizontal optimization of the cache hierarchy. The larger and more efficient third-generation Infinity Cache serves as a filter that reduces the frequency of VRAM accesses, allowing AMD to compensate for the absence of GDDR7 in the mid-range and upper-midrange while maintaining lower manufacturing costs.

GDDR7 memory hardware requirements: PCB, PHY, and power supply

Achieving transfer rates in the 28-32 Gbps range required a radical redesign of the physical layer (PHY) and printed circuit board (PCB) design. High-end cards in 2025 use multilayer PCBs (often 12 or more layers) with extreme demands on impedance matching. A critical element is millimeter accuracy of memory path length matching (trace length matching) to eliminate signal phase shift, and strict path separation to minimize crosstalk, which at three PAM3 voltage levels could cause errors in symbol interpretation.

The controllers in the Blackwell GPU were designed with an emphasis on adaptive equalizers and advanced interface training to compensate for temperature fluctuations in real time. The power supply circuitry (VRM) must exhibit high stability when dynamically switching between PAM3 and NRZ modes. The operating voltage has dropped to 1.2V, which, combined with lower signal excitation requirements in the PHY layer, significantly improves power efficiency compared to GDDR6X (1.35V).

Data integrity and RAS (Reliability, Availability, Serviceability) mechanisms

With increasing speeds, the second pillar of the GDDR7 standard has become transmission security, which is especially crucial for AI computing. GDDR7 integrates advanced mechanisms that were previously the domain of server HBM memories:

  • On-die ECC: Error detection and correction takes place directly on the memory chip, with the system able to report the number and type of bits corrected to the controller in the GPU.
  • Data Poisoning. This prevents it from being used in the compute core, preventing the system from crashing or invalidating the training of AI models.
  • Background Scrubbing: automatic checking of data integrity in cells takes place in the background, eliminating the risk of accidental bit-rollover over time (bit-rot).
  • Command/Address Parity: Protection no longer applies to the data itself, but also to control commands and addresses, preventing information from being written to the wrong memory blocks.

These mechanisms make GDDR7 in December 2025 a highly reliable and more affordable alternative to HBM3e for edge AI accelerators and inference servers where extreme per-pin throughput is not critically required.

GDDR6 vs GDDR6X vs GDDR7 memory – key differences

In order to clearly compare the differences between each generation of memory, it is useful to look at their key specifications in a comprehensive form. The following overview summarizes how they differ in signaling method, achievable speeds, power requirements, thermal load, and implementation complexity at the controller and PCB level. These are key characteristics that directly impact the efficiency of the memory subsystem in modern GPUs.

ParameterGDDR6GDDR6xGDDR7
SignalingNRZPAM4PAM3 NRZ
Typical speed16-20 Gb/s19-24 Gb/s28-32 Gb/s
Power~1,35 V~1.35 V (1.8 V VPP)~1,2 V
SNRhighlowmedium to high
PHY heat losslowhighlower than GDDR6X
RAS/ECCminimumgPU dependenton-die ECC, parity, SCRUB
PCB complexitymediumhighhigh, but less sensitive than PAM4

Throughput at the same bus widths

A comparison of technical parameters alone does not yet capture the practical impact of each standard on graphics card performance. This is only determined by the combination of effective memory speed and memory bus width. The following table shows throughput at identical interface configurations, allowing you to understand why GDDR7 is fundamentally changing GPU design options in 2025.

Bus widthGDDR6 – 18 Gb/sGDDR6x – 23 Gb/sGDDR7 – 32 Gb/s
128-bit288 Gb/s368 GB/s512 GB/s
192-bit432 GB/s552 GB/s768 GB/s
256-bit576 GB/s736 GB/s1 024 GB/s
320-bit720 GB/s920 GB/s1 280 GB/s
384-bit864 GB/s1 104 GB/s1 536 GB/s
512-bit1 152 GB/s1 472 GB/s2 048 GB/s

Interpretation note: The values in the table are based on the maximum certified speed of the first wave of modules(32 Gb/s). While for cards like the RTX 5080 (256-bit) this speed is the standard, for extremely wide buses like 512-bit (RTX 5090) we are basically looking at a slightly more conservative clock speed (28 Gb/s) for stability reasons in December 2025. The value for 512-bit thus represents the technology ceiling and potential for the most powerful overclocked models.

a 256-bit configuration with GDDR7 memory achieves throughput at or above that of older 384-bit GDDR6X solutions. It is this fact that allowed engineers at Blackwell Generation to design PCBs more efficiently while maintaining record bandwidth.

Conclusion

The advent of the Blackwell generation in 2025 has confirmed that GDDR7 memory is not just about breaking frequency records, but more importantly about smarter use of available bandwidth. The move to PAM3 modulation has enabled manufacturers to break the 1 TB/s barrier even on 256-bit buses while maintaining acceptable power and temperature. With integrated RAS features, this technology is becoming a universal solution that defines not only the future of high-end gaming, but also more affordable AI workstations.

A look at the MSI GeForce RTX 5070 Ti 16G VENTUS 3X OC graphics card along with its packaging.

Latest graphics cards

Follow the GeForce RTX 50 series and AMD Radeon RX 9000 series graphics cards and enjoy cutting-edge performance.